<?xml version="1.0" encoding="utf-8"?>
<rss version="2.0">
  <channel>
    <title>SENIOR HPC/COMPUTE ARCHITECT - Crear Group RSS Feed</title>
    <link>https://jobs.co.uk/job/senior-hpccompute-architect-crear-group--f9f56335-db16-4014-8b7a-5a7f82d51c5a</link>
    <description>RSS feed for SENIOR HPC/COMPUTE ARCHITECT at Crear Group.</description>
    <language>en-gb</language>
    <lastBuildDate>Mon, 22 Jun 2026 11:40:50 GMT</lastBuildDate>
    <item>
      <title>SENIOR HPC/COMPUTE ARCHITECT - Crear Group</title>
      <link>https://jobs.co.uk/job/senior-hpccompute-architect-crear-group--f9f56335-db16-4014-8b7a-5a7f82d51c5a</link>
      <guid>https://jobs.co.uk/job/senior-hpccompute-architect-crear-group--f9f56335-db16-4014-8b7a-5a7f82d51c5a</guid>
      <pubDate>Fri, 19 Jun 2026 11:51:48 GMT</pubDate>
      <description>Location: London | Salary: 10000-500000 Annual | Type: Contract | SENIOR HPC/COMPUTE ARCHITECT  ROLE OVERVIEW  Owns the strategy and design for optimising risk computation stack across both the C++ engine and the Rust library, from initial architecture through production stabilisation and intraday extension. Responsible for architecture, validation strategy, and technical metrics framework.  KEY RESPONSIBILITIES  - Define the performance optimisation architecture for the computation stack - C++ library and Rust library paths, with architecture diagrams, sequenced delivery plan, and explicit EOD and near-Real Time performance targets  - Establish the test and validation strategy: benchmark definitions, regression test suites, acceptance criteria per milestone  - Define the technical metrics framework: what constitutes an optimisation gain, how it is measured  - Direct C++/Rust Compute Engineers Real Time and intra-day compute batch PoC execution  - Throughout: Provide Technical Lead with compute-side interface specifications for quant library integration  TECHNICAL REQUIREMENTS - MANDATORY  - Expert C++ (8+ years in production) in numerical computation or financial risk engine context - SIMD, cache efficiency, memory layout for numerical workloads...</description>
      <category>Contract</category>
    </item>
  </channel>
</rss>