<?xml version="1.0" encoding="utf-8"?>
<rss version="2.0">
  <channel>
    <title>Principal FPGA Design Engineer - Oxfordshire - Morgan McKinley (South West) RSS Feed</title>
    <link>https://jobs.co.uk/job/principal-fpga-design-engineer-oxfordshire-morgan-mckinley-south-west--ba7ab2dc-d80c-4fcb-8665-81d5365ab0d5</link>
    <description>RSS feed for Principal FPGA Design Engineer - Oxfordshire at Morgan McKinley (South West).</description>
    <language>en-gb</language>
    <lastBuildDate>Sat, 26 Sep 2026 23:22:29 GMT</lastBuildDate>
    <item>
      <title>Principal FPGA Design Engineer - Oxfordshire - Morgan McKinley (South West)</title>
      <link>https://jobs.co.uk/job/principal-fpga-design-engineer-oxfordshire-morgan-mckinley-south-west--ba7ab2dc-d80c-4fcb-8665-81d5365ab0d5</link>
      <guid>https://jobs.co.uk/job/principal-fpga-design-engineer-oxfordshire-morgan-mckinley-south-west--ba7ab2dc-d80c-4fcb-8665-81d5365ab0d5</guid>
      <pubDate>Fri, 25 Sep 2026 23:00:00 GMT</pubDate>
      <description>Location: Oxford | Salary: &amp;pound;80000 - &amp;pound;120000/annum Bonus | Type: Permanent | Role:  Principal FPGA Design Engineer   Location:  Oxfordshire   Package:  -80k - -120k + Bonus + Generous Benefits   About the Business:   We are partnering with a pioneering UK technology innovator developing next-generation medical device technologies. Operating globally, they combine hardware, custom silicon, and complex data processing to transform global healthcare and scientific research.   Role Overview:   A hands-on technical leadership and mentorship position, owning the architecture and delivery of high-throughput FPGA subsystems. You will drive designs across the full lifecycle-from initial requirements through RTL implementation, custom-ASIC bring-up, lab validation, and product release.   Key Responsibilities:     System Architecture:  Lead FPGA subsystem architecture for complex data platforms.   RTL &amp; Verification:  Design/verify digital RTL (SystemVerilog/Verilog) using AMD/Xilinx toolchains.   Optimization:  Maximize throughput, power efficiency, resource usage, and timing closure.   Integration:  Collaborate with ASIC, FW, and SW teams to support board bring-up.   Leadership:  Champion CI/CD automation and mentor mid/senior hardware engineers.    What We Need:   ...</description>
      <category>Permanent</category>
    </item>
  </channel>
</rss>