<?xml version="1.0" encoding="utf-8"?>
<rss version="2.0">
  <channel>
    <title>Principal FPGA Design Engineer - Oxfordshire - Morgan McKinley (South West) RSS Feed</title>
    <link>https://jobs.co.uk/job/principal-fpga-design-engineer-oxfordshire-morgan-mckinley-south-west--af231129-f6b1-4254-9e15-6f0f1abf14ad</link>
    <description>RSS feed for Principal FPGA Design Engineer - Oxfordshire at Morgan McKinley (South West).</description>
    <language>en-gb</language>
    <lastBuildDate>Sat, 26 Sep 2026 22:03:44 GMT</lastBuildDate>
    <item>
      <title>Principal FPGA Design Engineer - Oxfordshire - Morgan McKinley (South West)</title>
      <link>https://jobs.co.uk/job/principal-fpga-design-engineer-oxfordshire-morgan-mckinley-south-west--af231129-f6b1-4254-9e15-6f0f1abf14ad</link>
      <guid>https://jobs.co.uk/job/principal-fpga-design-engineer-oxfordshire-morgan-mckinley-south-west--af231129-f6b1-4254-9e15-6f0f1abf14ad</guid>
      <pubDate>Sat, 26 Sep 2026 11:54:04 GMT</pubDate>
      <description>Location: Oxford | Salary: 80000.00-80000.00 Annual | Type: Permanent | Role: Principal FPGA Design EngineerLocation: OxfordshirePackage: 80k - 120k + Bonus + Generous BenefitsAbout the Business:We are partnering with a pioneering UK technology innovator developing next-generation medical device technologies. Operating globally, they combine hardware, custom silicon, and complex data processing to transform global healthcare and scientific research.Role Overview:A hands-on technical leadership and mentorship position, owning the architecture and delivery of high-throughput FPGA subsystems. You will drive designs across the full lifecycle-from initial requirements through RTL implementation, custom-ASIC bring-up, lab validation, and product release.Key Responsibilities:System Architecture: Lead FPGA subsystem architecture for complex data platforms.RTL and Verification: Design/verify digital RTL (SystemVerilog/Verilog) using AMD/Xilinx toolchains.Optimization: Maximize throughput, power efficiency, resource usage, and timing closure.Integration: Collaborate with ASIC, FW, and SW teams to support board bring-up.Leadership: Champion CI/CD automation and mentor mid/senior hardware engineers.What We Need:Proven full-lifecycle FPGA design experience (archite...</description>
      <category>Permanent</category>
    </item>
  </channel>
</rss>