<?xml version="1.0" encoding="utf-8"?>
<rss version="2.0">
  <channel>
    <title>Fpga Design Engineer - Platform Recruitment RSS Feed</title>
    <link>https://jobs.co.uk/job/fpga-design-engineer-platform-recruitment--55331fe6-5cdd-406c-b73d-ebb15e86f79a</link>
    <description>RSS feed for Fpga Design Engineer at Platform Recruitment.</description>
    <language>en-gb</language>
    <lastBuildDate>Wed, 21 Oct 2026 19:57:36 GMT</lastBuildDate>
    <item>
      <title>Fpga Design Engineer - Platform Recruitment</title>
      <link>https://jobs.co.uk/job/fpga-design-engineer-platform-recruitment--55331fe6-5cdd-406c-b73d-ebb15e86f79a</link>
      <guid>https://jobs.co.uk/job/fpga-design-engineer-platform-recruitment--55331fe6-5cdd-406c-b73d-ebb15e86f79a</guid>
      <pubDate>Mon, 19 Oct 2026 23:00:00 GMT</pubDate>
      <description>Location: Coventry | Salary: &amp;pound;40000 - &amp;pound;60000/annum | Type: Permanent | FPGA Design Consultant (Full Time)    Location: -Coventry, hybrid  Salary: -Up to -60k plus benefits  Industry:  ASIC and FPGA Design Services  Our client is an established ASIC and FPGA RTL design services consultancy, set up to support UK and European OEMs. They are looking for highly skilled and motivated engineers who want to broaden their technical skills in a dynamic design team.  You will work through the entire design cycle, from definition and specification through to design, implementation and verification, with exposure to all leading vendor FPGA technologies and Tier 1 development processes. You will work alongside Senior Engineers and System Architects, building your career with a proven consultancy.     Responsibilities     Analyse requirements, then specify and document an FPGA solution, breaking it down into manageable work packages   Define module level architectures and capture the detail in design specifications   Convert architectures into RTL while balancing constraints such as area, speed, power and performance   Verify the RTL at module level and top level   Carry out synthesis and timing analysis   Carry out power and performance analysis   Integrate FPGAs i...</description>
      <category>Permanent</category>
    </item>
  </channel>
</rss>