<?xml version="1.0" encoding="utf-8"?>
<rss version="2.0">
  <channel>
    <title>FPGA Design Architect - SR2 - Socially Responsible Recruitment RSS Feed</title>
    <link>https://jobs.co.uk/job/fpga-design-architect-sr2-socially-responsible-recruitment--79f3b766-5175-41c9-90fd-1f80c7d4a126</link>
    <description>RSS feed for FPGA Design Architect at SR2 - Socially Responsible Recruitment.</description>
    <language>en-gb</language>
    <lastBuildDate>Fri, 10 Jul 2026 10:42:15 GMT</lastBuildDate>
    <item>
      <title>FPGA Design Architect - SR2 - Socially Responsible Recruitment</title>
      <link>https://jobs.co.uk/job/fpga-design-architect-sr2-socially-responsible-recruitment--79f3b766-5175-41c9-90fd-1f80c7d4a126</link>
      <guid>https://jobs.co.uk/job/fpga-design-architect-sr2-socially-responsible-recruitment--79f3b766-5175-41c9-90fd-1f80c7d4a126</guid>
      <pubDate>Thu, 09 Jul 2026 11:52:23 GMT</pubDate>
      <description>Location: London | Salary: 600.00-600.00 Daily | Type: Contract | Remote | Outside IR35 | £600-£650 per daySC Cleared | part time or Full time considered We are supporting a specialist consultancy on a major defence programme and are looking to engage an experienced FPGA Architect with strong capability across VHDL and/or Verilog, Real Time signal processing and FPGA-based systems.This role is likely to suit someone who can operate at both architectural and hands-on RTL design level, with relevant experience across areas such as software-defined radio, Embedded signal processing, communications, RF, radar, electronic warfare, aerospace, telecoms or adjacent defence technology environments.Key responsibilitiesLead or support architectural design for FPGA-based Real Time signal processing systemsDevelop, review and assure VHDL/Verilog designs across FPGA-based applicationsContribute to design approaches for software-defined radio and related signal processing use casesShape design options, implementation routes, technical trade-offs and delivery considerationsProduce or support architecture documentation, design rationale and technical artefactsHelp upskill internal staff on VHDL/Verilog, RTL design concepts and FPGA development practicesKey skills...</description>
      <category>Contract</category>
    </item>
  </channel>
</rss>