<?xml version="1.0" encoding="utf-8"?>
<rss version="2.0">
  <channel>
    <title>Electronic FPGA Engineer - Platform Recruitment RSS Feed</title>
    <link>https://jobs.co.uk/job/electronic-fpga-engineer-platform-recruitment--16b06b13-c5e4-4609-a234-d148fb7fbc16</link>
    <description>RSS feed for Electronic FPGA Engineer at Platform Recruitment.</description>
    <language>en-gb</language>
    <lastBuildDate>Fri, 25 Sep 2026 19:12:43 GMT</lastBuildDate>
    <item>
      <title>Electronic FPGA Engineer - Platform Recruitment</title>
      <link>https://jobs.co.uk/job/electronic-fpga-engineer-platform-recruitment--16b06b13-c5e4-4609-a234-d148fb7fbc16</link>
      <guid>https://jobs.co.uk/job/electronic-fpga-engineer-platform-recruitment--16b06b13-c5e4-4609-a234-d148fb7fbc16</guid>
      <pubDate>Thu, 24 Sep 2026 23:00:00 GMT</pubDate>
      <description>Location: Cambridge | Salary: &amp;pound;80000 - &amp;pound;90000/annum | Type: Permanent | Electronic FPGA Engineer | Salary £80k - £90K DOE | Cambridge |   Join an innovative technology company designing advanced FPGA-based products within a collaborative, entrepreneurial engineering culture.   Responsibilities   	 Design and implement FPGA logic in VHDL for Xilinx Artix-7 devices using Vivado 	 Develop finite state machines to control and sequence hardware interfaces 	 Create low-level driver logic for I²C, SPI, and other serial interfaces, including initialisation and error handling 	 Write self-checking test benches and conduct functional and timing simulations 	 Perform hardware bring-up, lab testing, measurements, and iterative debug 	 Manage constraints, clocking, resets, and CDC analysis to achieve timing closure 	 Contribute to requirements capture, architecture design, and module specifications 	 Maintain configuration management, documentation, and traceability    Requirements   	 Degree in Electronic/Electrical Engineering, Computer Engineering, or related discipline 	 Strong hands-on VHDL experience for FPGA design and verification 	 Proven experience with Xilinx Artix-7 and Vivado (constraints, synthesis, place &amp; route, timing closure, bitstream generation)...</description>
      <category>Permanent</category>
    </item>
  </channel>
</rss>