<?xml version="1.0" encoding="utf-8"?>
<rss version="2.0">
  <channel>
    <title>Design Verification Engineer- Outside IR35 (EU Citizens) - iBSC RSS Feed</title>
    <link>https://jobs.co.uk/job/design-verification-engineer-outside-ir35-eu-citizens-ibsc--1fe4cb6d-7092-4e0d-bd12-dbd8f47eada1</link>
    <description>RSS feed for Design Verification Engineer- Outside IR35 (EU Citizens) at iBSC.</description>
    <language>en-gb</language>
    <lastBuildDate>Sun, 31 May 2026 16:44:01 GMT</lastBuildDate>
    <item>
      <title>Design Verification Engineer- Outside IR35 (EU Citizens) - iBSC</title>
      <link>https://jobs.co.uk/job/design-verification-engineer-outside-ir35-eu-citizens-ibsc--1fe4cb6d-7092-4e0d-bd12-dbd8f47eada1</link>
      <guid>https://jobs.co.uk/job/design-verification-engineer-outside-ir35-eu-citizens-ibsc--1fe4cb6d-7092-4e0d-bd12-dbd8f47eada1</guid>
      <pubDate>Wed, 27 May 2026 11:51:27 GMT</pubDate>
      <description>Location: London | Salary: 450.00-450.00 Annual | Type: Contract | Design Verification Engineer- Design Verification Engineer. (EU Citizens) My client has an urgent request for a number of design verification. Prerequisites:  This is for individual contributor (IC) role. Solid background on UVM/SV, Experience in any of the complex HPC protocols (PCIe/DDR/LPDDR/Ethernet). Knowledge on the usage of protocol VIPs. Ability to define and write new test cases from scratch. Working as part of a team but with autonomous debug capability.  Job Description: For PCIe Controller verification, DDR/LPDDR Controller verification, UAL Controller verification and AMBA Peripheral Verification: Looking for Solid background on UVM/SV, Protocols: PCie (gen7 etc), CXL, High Speed Ethernet, DDR/LPDDR Experience in complex HPC protocols, using protocol VIPs, Ability to define and write new test cases, working as part of a team but with autonomous debug capability. Tools: Synopsys simulators/flow</description>
      <category>Contract</category>
    </item>
  </channel>
</rss>